The results of a combined experimental and analytical investigation of the effects of mechanical stress on DC electrical parameters, particularly threshold voltage, in MESFETs are reported. The theoretical aspect of this study involves a two-dimensional finite element simulation of the same device structure on which measurements were made. In contrast with an approximate analytical calculation reported in the literature in which the stress concentrations which occur at the gate edges were represented by concentrated fine forces acting in the plane of the substrate surface, the substrate stresses and resultant piezoelectric charge distributions calculated in this study take into account the two-dimensional nature of the geometry of the gate. Accounting for the two-dimensional nature of the overlayer yields piezoelectric charge distributions that differ from those predicted using the more approximate concentrated force model. The experimental portion of this study involves measurement of DC parameters of devices during the application of external mechanical loads. These loads are intended to simulate mechanical stresses which arise during device processing. By introducing this stress without any additional thermal processing, the impact of residual stresses via the piezoelectric effect on parameters such as threshold voltage can be examined separately from other effects, such as stress enhanced diffusion. It is found that the piezoelectric effect can account for most of the anomalous shift in threshold voltage observed in real GaAs devices.
I Background
It has been known since the early 1980's that GaAs MESFETs exhibit short channel effects that depend on the orientation of the gate with respect to the substrate. It appears that the earliest work carried out in this area is that of Lee et al [1] , who investigated the dependence of the electrical characteristics of MESFETs on their orientation. The devices were fabricated on (100) surfaces of semi-insulating GaAs substrates. In this study a CVD Si3N4 annealing cap was used. Devices oriented in the [Oil] direction (see Fig.   1 for definition of orientations) exhibited a lower threshold voltage VT and saturation current los than those oriented in the [Oil] direction. Furthermore, the value of Vy varied substantially with gate length LQ for orientation in the [Oil] direction, but it was nearly independent of LQ for the [Oil] direction over the range of gate lengths which were studied.
Similar work was reported in 1983 by Yokoyama et al [2] , but this time a CVD Si02 annealing cap was used. They noted that the threshold voltage shifts were of opposite sign to that reported by Lee et al [1] for the [Oil] and [Oil] orientations. They also noted that the K-value decreased rapidly for short gate length [Oil] FETs and they observed that this behavior was absent in [Oil] FETs. In 1983 Sadler and Eastman [3] also reported similar work, this time using a capless anneal in an As overpressure at 8Q0C. They noted that the short-channel effect showed Httle orientation dependence. They suggested that the dielectric overlayer had a role to play in explaining these effects, and they suspected that a stress driven diffusion mechanism was responsible.
In 1984 Chang et al [4] reported that the threshold voltages of FETs in the [Oil] and [Oil] directions had a strong dependence on their radial distance from the center of the wafer, while [001] and [010] orientation FETs exhibited no such dependence and had better device uniformity. To explain this observation they proposed the presence of a piezoelectric effect, which will be discussed in greater detail below. Later, Ohnishi et al [5] resolved the problem of the conflicting data of Lee et al [1] and Yokoyama et al [2] by attributing the difference in sign of the shift in VT to the differences in the anneahng caps used, namely, CVD Si02 films on GaAs are in compression, while CVD Si3N4 films are in tension. As will be explained later, the opposite signs of these residual stresses account for the differing VT shifts.
Two mechanisms have been suggested to explain the orientation dependence of the threshold voltage shift. Doth mechanisms most likely play some role. Yokoyama et al [2] and Sadler and Eastman [3] proposed that the orientation effect might be due to anisotropic stress-enlianced preferential diffusion of the implanted dopant materials. They suggested that an increased electron donor concentration in the region of the channel under the gate can occur through the lateral straggle of ions implanted in the n+ regions and through lateral diffusion of ions during post-implant annealing. The stress between the GaAs substrate and an overlying gate may enhance this diffusion in the direction of the gate.
This in turn can change the effective gate length and threshold voltage. Asbeck et al [6] and Chang et al [4] suggested that residual stresses in the devices induce piezoelectric charge densities that add to the dopant charge densities and thus change VTAs mentioned above, mechanical stress in the semiconductor appears to be at the root of the orientation dependent effect. This stress can result from several sources, including thermal expansion mismatch between the substrate and thin film overlayers, alloying of the metal contacts, and wafer deformation due to thermal processing. It is particularly important to note that this stress is enhanced near the gate or overlayer edge due to the stress concentration at the geometrical discontinuity there. It has been shown by a number of authors (see for example Booyens et al [7] ) that the shear and normal stress components induced by this overlayer or gate are concentrated at the overlayer or gate edge (see Figs. 2a-b.) In fact, we note that the stress components have singularities at the gate edge according to an ideaHzation in which the corner is sharp and the material is linearly elastic.
A stress gradient in the active charmel region induces a piezoelectric charge distribution there. This piezoelectric effect, noted by Asbeck et al [6] and others, arises from the fact that the GaAs crystal is non-centrosymmetric (see for instance Nye [8] .) The induced charge distribution, which will be denoted by p^^, adds to the dopant charge density, thus affecting VT to some degree. Due to the non-centrosymmetry of the GaAs crystal, the piezoelectric charge density pp^ induced in [Oil] FETs is of opposite sign to that in the [Oil] FETs for the same state of stress. Thus, the VT shifts in these cases will have opposite sign. There should be virtually no effect of stress state on the threshold voltage for FETs oriented with their gates along the [100] directions, as will be shown in Sec. III. This was confirmed by Chang et al [4] who,-in addition, suggested that the nonuniformity of VT across a wafer could be explained by the piezoelectric effect. They pointed out that the magnitude of p^^ under the gate is related to both the overlayer thickness and the gate thickness. During the processing stages the thickness of deposited films, as well as the amount of undercut on the dielectric openings that are produced by plasma etching is often dependent on radial distance from the center of the wafer. Thus, the piezoelectric effect appears to be a likely source of the systematic radial dependence of MESFET characteristics as well. In addition, the piezoelectric effect has been shown by Chen et al [9] to contribute to the shift of VT with temperature.
II Current Study
In the past, several investigations concerned with the influence of mechanical effects on the electrical properties of field effect transistors have been carried out [6, 7] . Although variotis experimental setups and gate configurations have been used in these studies, the underlying theoretical elastic analyses have been similar in nature to that first presented by Kirkby et al [10] in the context of elastic birefringence. These investigators have used clever and elegant approaches to reduce problems of great analytical complexity to simpler, approximate problems for which closed form solutions exist. In particular, the interaction between a stressed overlayer of some lateral extent and the GaAs substrate has been modelled by considering the substrate to be acted upon by an opposed pair of tangential concentrated line loads. These line loads were applied on the substrate surface at the points where the edges of the gate or overlayer met the substrate. This approach emphasizes the severe stress concentration which develops at the edges of the gate-substrate interface. If one considers a thin, stressed overlayer of thickness t (see Fig. 2a ), then one can show that the interfacial shear stress is concentrated within a region approximately one fourth of the overlayer thickness from the edge. Nearly all of the load is transmitted from the layer to the edge within a distance from the edge equal to twice the overlayer thickness.
In fact, the line load model corresponds to the elasticity solution for the limiting case of the overlayer thickness tending to zero. If one is interested in the stress field in a region far from the points of application of these fine loads compared to the thickness of the overlayer, then this solution is adequate. However, since the shear load transmitted between a stressed thin film overlayer and the underlying substrate is actually spread over a distance of roughly twice the thickness of the overlayer (that is, the distance over which the interfacial shear stress is non-zero as illustrated in Fig. 2b ), the domain of validity of this approximation is the portion of the substrate which is significantly farther than 2t from either edge of the gate. Unfortunately, the primary region of interest for the problem of threshold shifts in MESFETs is the area immediately under the gate, a region which does not fall within the domain of validity for the line load approximation for typical overlayer thicknesses. Consequently, use of the Hne load approximation for the calculation of piezoelectric charges and resultant threshold shifts is unjustified for typical micron and submicron dimensioned MESFETs. In this study, we have attempted to improve on the line load approximation by using a two dimensional finite element method to model more realistically the mechanical interaction between the GaAs substrate and the gate. The results of the mechanical analysis were used to determine the induced piezoelectric charge densities, which in turn were used to estimate the stress-induced threshold voltage shift.
In addition to the two-dimensional numerical simulations, an experimental study was undertaken in order to provide a comparison with the numerical simulations. In the experimental study, DC electrical parameters of self-aligned refractory gate MESFETs were measured while the transistors were subjected to controlled mechanical stress. In earlier work by Asbeck et al [6] , Onodera et al [11] , and Chen et al [9] the piezoelectric effect on threshold voltage has been studied using thermally mismatched deposited overlayers.
These overlayers experience either compressive or tensile stresses, and by etching off various amounts of these layers, the magnitude of these stresses could be varied. However, these experiments are somewhat ambiguous as the device is altered by the deposition process, and the same device cannot be put into both tension and compression. McNally et al [12] and Kanamori ei al [13] have reported a less ambiguous technique in which external mechanical stresses were directly applied to the GaAs substrate. The stress gradients near the edges of thin film overlayers result from the apphcation of external stresses and are similar to those which result from thermally mismatched overlayers and substrates.
This technique provides a good means of artificially representing residual stresses in the devices without subjecting the devices to additional thermal or plasma processing. Further processing might introduce additional uncontrolled variables. By introducing these stresses one can examine the ensuing piezoelectric effect. These anticipated effects include VT shifts, changes in the transconductance gm and K-value, changes in the gate I-V characteristics, and changes in the subthreshold current slope.
III Theoretical Analysis and Numerical Simulation
The first step in the simulation is to determine the stress and strain fields using the two-dimensional finite element method. The consequent piezoelectric charge distribution is derived from the stress gradients in a way to be described below. Finally, VT shifts are estimated by calculating the moment of the piezoelectric charge density under the gate.
This method is similar in spirit to the method used by Asbeck et al [6] on the basis of the hne load approximation. The ensuing analysis is done within the framework of the small strain theory of elasticity. Two assumptions are made at the outset. Firstly, the gate is sufficiently wide in the direction perpendicular to current flow for the deformation to be essentially two dimensional plane strain, and secondly, the elastic properties of the GaAs crystal are isotropic.
It is useful to be able to model devices for which the gate has some general orientation with respect to the crystallographic directions in the substrate. Consequently, it is necessary to introduce two coordinate systems. The first of the two rectangular coordinate systems {x,y, z) is associated with the two-dimensional mechanical problem which will be solved by the finite element method. This coordinate system is tied to the geometry of the device electrodes. Figure 3 shows how the coordinate system (x, y, z) is associated with the spatial orientation of the gate. The y-axis extends along the gate-substrate interface, the X-axis is perpendicular to the interface and extends into the substrate, and the z-axis is parallel to the "long" edges of the gate, with positive z being directed out of the page.
The solution for the stress and deformation strain fields is obtained with respect to this coordinate system. A comphcation which requires the introduction of a second coordinate system arises from the fact that the piezoelectric properties of the GaAs crystal must be related to the crystallographic axes of the substrate. In order to describe the piezoelectric effect, the stress field calculated in the gate coordinate system (which may have an arbitrary orientation relative to the crystal axes) must be transformed into the crystallographic coordinate system. Next, a piezoelectric polarization field is calculated, and then the polarization field must be transformed back into the gate coordinates in order to relate the piezoelectric effects to the geometry of the device.
The zinc-blende structure of GaAs is depicted in Fig. 4 . As shown in the figure, a local coordinate system {xi,X2,X3) is associated with the unit cell. The crystallographic xi-axis is taken to be coaxial with the gate x-axis (that is, devices that have been fabricated on (100) surfaces are considered) and the unit cell is rotated about this axis through an angle a, which is taken as positive when the rotation is counter-clockwise as viewed from the positive X-axis. The direction into the substrate along the x-axis is assumed to be the [100] direction. For an angle a equal to 7r/4 the edges of the gate he along the [Oil] direction.
Other orientations can be modelled by suitable choices of a.
In what follows it will be necessary to distinguish between components of tensorial quantities referred to bases that coincide with either the gate coordinate axes or crystallographic coordinate axes. To that effect, the symbols [<T] and [a]* correspond to the matrices of components of the second rank stress tensor in the gate and crystallographic coordinates respectively. Likewise, [P] = (P^,-Pj,,-Pz) and [P]* = (Pi,P2,P3) represent the arrays of components of the polarization vector in the gate and crystallographic coordinates respectively.
In general, the polarization vector is a linear functional of the stress tensor and is given in coordinate free notation by
where D is the third rank piezoelectric tensor, and : is the tensor dyadic product. In the case of the zinc-blende structure, all but six of the material components of the piezoelectric tensor are zero. These six nonzero components of D all have the same constant value, referred to here as d. This relation can be written in terms of material components as
where in the case of GaAs the constant d is approximately 2.6 x 10"^^ coul/newton. Next, it is necessary to transform the relationship (3.2) to the corresponding relationship in terms of gate coordinates.
In transforming from gate coordinates to crystallographic coordinates, stress transforms as a second rank tensor. This transformation can be written as To obtain expression (3.4) only in terms of in-plane stress components, use was made of the fact that for plane strain elastic deformation the out-of-plane stress a^z is given by
where v is Poisson's ratio for the substrate (see for instance Timoshenko [14] .) Finally, under the aforementioned change of coordinates, the polarization vector components transform as
Therefore the components of the polarization vector in gate coordinates can be written in terms of gate coordinate stress components as
Pz ~ daxy{cos^ a -sin o:).
The volume charge density induced by the piezoelectric effect in the substrate is denoted by pp^ and is given by
In Hght of (3.6), the charge density due to the polarization field (3.5) may be simply written
In deriving (3.7), use was made of the fact that in a state of plane strain the fields do not vary in the out-of-plane direction [14] . In addition, one of the momentum balance equations was invoked to suppress the explicit dependence of pp^ on the shear stress a^y. It is noteworthy that in the final expression for the charge density, the information pertaining to the orientation of the edge of the FET gate is contained in a multiplicative trigonometric term. Changing the orientation of the device from the [Oil] direction to the [Oil] direction merely reverses the sign of the piezoelectric charge, but does not alter its fundamental character. Also, for devices oriented along the (001) directions, a = n7r/2, n = ±1,±2, and therefore ppz should be zero. The latter result is consistent with the observations of Chang et al [4] mentioned earlier.
In the previous paragraphs an expression for the charge density as a function of the state of stress at any point in the GaAs substrate has been obtained. In order to find the charge density distribution in the vicinity of the gate, it is necessary to know the actual stress field induced in the substrate by thin film overlayers, or as in the case of our experiment, to know the stress field induced by the remote loading of the GaAs substrate.
At this time, analytic procedures for obtaining a full field solution to the problem depicted in Fig. 3 (which do not make use of restrictive approximations such as line loads) are not known. Instead, the stress analysis is carried out by means of the finite element method (FEM) [15] , and the results of this computation are used, in conjunction with (3.7), to numerically determine the piezoelectric charge density distribution in the substrate. As will be shown, it is found that the stress fields and resultant piezoelectric charge densities obtained from this calculation are significantly different from the results obtained using the line load approximation, both qualitatively and quantitatively. Figure 5 shows a schematic of the mesh that was used for the finite element analysis, along with the symmetry and boundary conditions. The relative dimensions of the mesh are such that the state of stress around a thin metallic gate bonded to a much larger piezoelectric substrate, subject to remote loading, is closely reproduced. Other states of stress, such as those due to pre-existing mismatch strains between the gate and the substrate (which might be incurred during fabrication of the device) can be analyzed using the same scheme.
For the first part of the analysis standard 4-node isoparametric elastic elements were used. The values of the elastic constants asstimed for the GaAs substrate were E - For the second part of the finite element analysis a least squares smoothing procedure was used to compute the charge density pp^ from the quantity f{x,y) given in (3.8).
The procedure, which is based on a paper by Hinton and Cambell [16] , provides a global definition for f{x, y) which is only known at the quadrature points of the elements that comprise the piezoelectric substrate. The smoothing is accomplished by determining the least squares approximation of the function /(x, y) at the nodes of each element. The piezoelectric charge density pp^ was then computed at the quadrature points by taking the x-derivative of f{x, y) via the standard shape functions. It should be pointed out that the finite element mesh that was used for this part of the computation was the same as that used for the stress analysis, except that the portion which comprises the gate was
excluded.
An estimate of threshold voltage shift was made by considering the moment of the piezoelectric charge beneath the midpoint of the gate. The piezoelectric charge distribution was truncated at the bottom edge of the backgate (i.e. substrate channel) depletion layer.
Below this, the deep levels in the substrate compensate the piezoelectrically induced charge. 
IV Experimental Setup
Two different setups were used. The first consisted of a steel rod which had been machined flat in the center. The GaAs chip was attached to the bar using Eastman 910 adhesive. A PC board with the center removed was also cemented to the bar (see Fig.   6a ). The chips, each containing several devices, were bonded to the PC board. Electrical connections were then made to and from the PC board. The setup was designed to accomodate both tensile and compressive loading. The main uncertainty in this testing method arises from the need to use glue in securing the chip. As long as none of the imposed strain is relieved by deformation of the glue, one can assume that the strain in the GaAs substrate is the same as that in the steel bar.
The second setup eliminated the need for the glue. It consisted of two aluminum blocks (see Fig. 6b ), one of which was secured to a base while the other rode on linear bearings to reduce friction. The wafer was placed between two blocks, and the load was applied directly to the wafer by pushing the movable block. The resultant stress was a = P/wt, where P is the apphed load, w is the width of the chip, and t is the thickness of the chip. The results from the two setups agreed, verifying that deformation of the glue was insignificant.
V Results
The most important result of this study is that the piezoelectric charge distribution predicted using the finite element method is substantially different, both qualitatively and quantitatively, from that predicted using the more approximate fine load model. Figure 7 shows a charge density profile as a function of depth into the substrate below the midpoint of the gate. The piezoelectrically induced charge densities predicted by the line load method and by the finite element method are shown for a remote substrate stress of S. It is apparent from our computations that any calculation of threshold shift must take into account the doping profile of the specific device which is being modelled. A device in which the bottom edge of the backgate depletion region is shallow will be less sensitive to piezoelectrically induced charge because of a reduction of the total amount of charge which contributes to the threshold shift and due to a reduction of its moment arm. This effect has already been seen in the threshold voltage uniformity improvement observed by Tan et al [18] with the addition of a depleted p+ layer beneath the channel.
A comparison of predicted and measured VT shifts is shown in Fig. 10 stress. As shown in the figure, the sign of the VT shift changes with orientation. It was also observed that for devices loaded in tension, the sign of the threshold shift is opposite to that of devices loaded in compression. These observations provide very strong evidence of the piezoelectric nature of the effect. Figure 10 shows reasonable agreement between the predictions of the FEM model and the experimental data. By contrast, the line load model substantially overestimates the VT shift. These results suggest that accurate modelling of substrate stress fields is essential to accurate prediction of piezoelectric effects.
Although only threshold shifts were modelled analytically in this study, other DC parameters were measured experimentally. Figure 11 shows the percent shift in K-value for a 1.6/im [Oil] MESFET as a function of stress. The tensile stress induces negative charge under the gate, pushing the channel closer to the gate and thus raising the K-value.
Conversely, compressive stress reduces the K-value. The reversal of the effect for oppositely signed stress again points to the piezoelectric nature of the effect.
VI Conclusions
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